Hardware- and Software-Based Collective Communication on the Quadrics Network

Fabrizio Petrini*, Salvador Coll*[†], Eitan Frachtenberg* and Adolfy Hoisie*

*CCS-3 Modeling, Algorithms, and Informatics Los Alamos National Laboratory †Technical University of Valencia - SPAIN scoll@lanl.gov



Outline

- Introduction
- Quadrics network design overview
 - Hardware
 - Communication/programming libraries
- Collective communication on the QsNET
- Barrier synchronization
- Broadcast
- Performance analysis
 - Experimental framework
 - Results
- Conclusions




- The efficient implementation of collective communication is a challenging design effort
- Very important to guarantee scalability of barrier synchronization, broadcast, gather, scatter, reduce, etc.
- Essential to implement system primitives to enhance fault-tolerance.
- Software or hardware support for multicast communication can improve the performance and resource utilization of a parallel computer
 - Software multicast: based on unicast messages, simple to implement, no network topology constraint, slower
 - Hardware multicast: require dedicated hardware, network dependent, faster



- Some of the most powerful systems in the world use the Quadrics interconnection network and the collective communication services analyzed in this job:
 - The Terascale Computing System (TCS) at the Pittsburgh Supercomputing Center – the second most powerful computer in the world



- Some of the most powerful systems in the world use the Quadrics interconnection network and the collective communication services analyzed in this job:
 - The Terascale Computing System (TCS) at the Pittsburgh Supercomputing Center – the second most powerful computer in the world





- Some of the most powerful systems in the world use the Quadrics interconnection network and the collective communication services analyzed in this job:
 - The Terascale Computing System (TCS) at the Pittsburgh Supercomputing Center – the second most powerful computer in the world
 - ASCI Q machine, currently under development at Los Alamos National Laboratory (30 TeraOps, expected to be delivered by the end of 2002)




Quadrics Network Design Overview


- QsNET provides an abstraction of distributed virtual shared memory
- Each process can map a portion of its address space into the global memory
- These address spaces constitutes the virtual shared memory
- This shared memory is fully integrated with the native operating system
- Based on two building blocks:
 - a network interface card called Elan
 - a crossbar switch called Elite




Collectives




























Elite

- 8 bidirectional links with 2 virtual channels in each direction
- An internal 16x8 full crossbar switch
- 400 MB/s on each link direction
- Packet error detection and recovery, with routing and data transactions CRC protected
- 2 priority levels plus an aging mechanism
- Adaptive routing
- Hardware support for broadcast




Network Topology: Quaternary Fat-Tree






Network Topology: Quaternary Fat-Tree






Network Topology: Quaternary Fat-Tree





Packet Format




- 320 bytes data payload (5 transactions with 64 bytes each)
- 74-80 bytes overhead




Programming Libraries

- Elan3lib
 - event notification
 - memory mapping and allocation
 - remote DMA
- Elanlib and Tports
 - collective communication
 - tagged message passing
- MPI, shmem


User Applications






Broadcast tree for a 16-node network











Serialization through the root switch to avoid deadlocks









Deadlocked situation



Barrier Synchronization

QsNET implements two synchronization primitives:


- Software-based: it uses a balanced tree and point-to-point messages
 - elan_gsync()
- Hardware-based: it uses the hardware multicast support
 - elan_hgsync(): busy-wait
 - elan_hgsyncevent(): event-based



Software-Based Barrier


Each process waits for 'ready' signals from its children

0






Software-Based Barrier







Software-Based Barrier












(1) init barrier, (2) update sequence #, (3) wait

Init barrier







test sequence #

Multicast transaction









finish barrier

Final 'EOP' (End-Of-Packet) token



Broadcast

QsNET implements two broadcast primitives:

- Software-based: it uses a balanced tree and point-to-point messages
 - elan_bcast()
- Hardware-based: it uses the hardware multicast support
 - elan_hbcast()
- Both implementations perform an initial barrier to guarantee resources allocation




Performance Analysis

- The experimental results are obtained on a 64-node cluster of Compaq AlphaServer ES40s running Tru64 Unix.
- Each Alpahserver is attached to a quaternary fat-tree of dimension three through a 64 bit, 33 MHz PCI bus using the Elan3 card.
- In order to expose the real network performance, we place the communication buffers in Elan memory.
- We present:
 - unidirectional ping results, as a reference, and
 - barrier and broadcast results, analyzing the effect of additional background traffic




Unidirectional Ping



- Peak data bandwidth (Elan to Elan) of 335 MB/s \simeq 396 MB/s (99% of nominal bandwidth)
- Main to main asymptotic bandwidth of 200 MB/s


Unidirectional Ping



- Latency of 2.4 μ s up to 64-byte messages (Elan to Elan memory)
- Higher MPI latency due to message tag matching

Hardware- and Software-Based Collective Communication on the Quadrics Network - p.37


Barrier Synchronization



Good hardware barrier scalability



Barrier Synchronization with Background Traffic




Software barrier significantly affected (the slowdown is 40 in the worst case)

Little impact on the hardware barriers, whose average latency is only doubled




Hardware Barrier with Background Traffic



- 94% of the operations take less than 9μ s with no bakground traffic
- 93% of the tests take less than 20μ s with uniform traffic


Hardware- and Software-Based Collective Communication on the Quadrics Network - p.40

Software Barrier with Background Traffic



- 99% of the barriers take less than 30μ s with no bakground traffic
- 93% of the synchronizations complete with less than 605μ s with uniform traffic


Broadcast Bandwidth



 Asymptotic bandwidth of 288MB/s when using Elan memory for both implementations




Broadcast Latency



- Hardware latency with Elan buffers below 13μ s for messages up to 256 bytes
- Software latencies are 3.5μ s higher than hardware latencies

Hardware- and Software-Based Collective Communication on the Quadrics Network - p.43

Broadcast Scalability




No significant effect when using buffers in main memory

 With buffers in Elan memory performance depends on the number of switch layers traversed




Broadcast with Background Traffic

Broadcast Test - 64 Nodes, 1 CPU per node (complement traffic)






Broadcast with Background Traffic



- Latency differences between hw and sw implementations increase
- Better performance with buffers in main memory (due to the background traffic application)



Broadcast with Background Traffic



Significant performance degradation for all the alternatives



 Hardware-based synchronization takes as little as 6µs on a 64-node Alphaserver cluster, with very good scalability.



- Hardware-based synchronization takes as little as 6µs on a 64-node Alphaserver cluster, with very good scalability.
- Good latency and scalability are achieved with the software-based synchronization too, which takes about 15µs.



- Hardware-based synchronization takes as little as 6µs on a 64-node Alphaserver cluster, with very good scalability.
- Good latency and scalability are achieved with the software-based synchronization too, which takes about 15μ s.
- The hardware barrier is almost insensitive to background traffic, with 93% of the synchronizations completed in less than 20μ s.



- Hardware-based synchronization takes as little as 6µs on a 64-node Alphaserver cluster, with very good scalability.
- Good latency and scalability are achieved with the software-based synchronization too, which takes about 15μ s.
- The hardware barrier is almost insensitive to background traffic, with 93% of the synchronizations completed in less than 20μ s.
- With the broadcast, both implementations can deliver a sustained bandwidth of 288 MB/s Elan memory to Elan memory and 200 MB/s main memory to main memory.

